RECONFIGURABLE COMPUTING MODULAR SYSTEM
DOI:
https://doi.org/10.15588/1607-3274-2021-1-19Keywords:
information graph, parallel pipeline structure, modular system, specialized computing units.Abstract
Context. Modern general purpose computers are capable of implementing any algorithm, but when solving certain problems in terms of processing speed they cannot compete with specialized computing modules. Specialized devices have high performance, effectively solve the problems of processing arrays, artificial intelligence tasks, and are used as control devices. The use of specialized microprocessor modules that implement the processing of character strings, logical and numerical values, represented as integers and real numbers, makes it possible to increase the speed of performing arithmetic operations by using parallelism in data processing.
Objective. To develop principles for constructing microprocessor modules for a modular computing system with a reconfigurable structure, an arithmetic-symbolic processor, specialized computing devices, switching systems capable of configuring microprocessors and specialized computing modules into a multi-pipeline structure to increase the speed of performing arithmetic and logical operations, high-speed design algorithms specialized processors-accelerators of symbol processing. To develop algorithms, structural and functional diagrams of specialized mathematical modules that perform arithmetic operations in direct codes on neural-like elements and systems for decentralized control of the operation of blocks.
Method. An information graph of the computational process of a modular system with a reconstructed structure has been built. Structural and functional diagrams, algorithms that implement the construction of specialized modules for performing arithmetic and logical operations, search operations and functions for replacing occurrences in processed words have been developed. Software has been developed for simulating the operation of an arithmetic-symbolic processor, specialized computing modules, and switching systems.
Results. A block diagram of a reconfigurable computing modular system has been developed, which consists of compatible functional modules, it is capable of static and dynamic reconfiguration, has a parallel structure for connecting the processor and computing modules through the use of interface channels. The system consists of an arithmetic-symbolic processor, specialized computing modules and switching systems, performs specific tasks of symbolic information processing, arithmetic and logical operations.
Conclusions. The architecture of reconfigurable computing systems can change dynamically during their operation. It becomes possible to adapt the architecture of a computing system to the structure of the problem being solved, to create problem-oriented computers, the structure of which corresponds to the structure of the problem being solved. As the main computing element in reconfigurable computing systems, not universal microprocessors are used, but programmable logic integrated circuits, which are combined using high-speed interfaces into a single computing field. Reconfigurable multipipeline computing systems based on fields are an effective tool for solving streaming information processing and control problems.
References
Khoroshevskiy V. G. Arkhitektura vychislitel’nykh sistem: ucheb. Posobiye. Moscow, Izd-voMGTU im. N. E. Baumana, 2008, 520 p.
Guzik V. F., Kalyayev I. A., Levin I. I. Rekonfiguriruyemyye vychislitel’nyye sistemy. Taganrog, Izd-vo Yuzhnyy federal’nyy universitet, 2016, 472 p.
Shevelev S. S. Pat. Rossiyskaya Federatsiya, MPK G 06 F 15/76. Vychislitel’naya otkrytaya razvivayemaya asinkhronnaya modul’naya sistema VORAMS ; zayavitel’ i patentoobladatel’ Yugo-Zapadnyy gosudarstvennyy universitet. № 2453910; zayavl. 08.04.2009; opubl. 20.06.2012, Byul. № 17, 81 p.
Hockney R., Jesshope, K. Parallel computers. Architecture, programming and algorithms. Moscow, Radio and communication, 1986, 392 p.
Shevelev S. S. Computational open developing asynchronous modular system, Problems of information security. Computer systems of the St. Petersburg State Polytechnic University, 2013, No. 4, pp. 86–92.
Titenko E. A., Zerin I. S., Evsyukov V. S., Skornyakov K. S., Tutov E. B. Pat. Russian Federation, IPC G 11C 15/00. A method of parallel search and replacement of a string and a homogeneous memory matrix for its implementation /; applicant and patent holder of the South-Western State University. No. 2012113755; application 06.04.2012; publ. 20.10.2013, Byul. no. 29
Shevelev S. S. Pat. Russian Federation, IPC G06F 17/30. Word sorting device ; applicant and patentee Kursk State Technical University. No. 2223538; declared 04/08/2002; publ. 10.02.2004, Bul. No. 4.
Timofeeva E. A., Paramonov N. B., Paramonov Yu. N.; applicant and patent holder E. A. Timofeeva, N. B. Paramonov, Yu. N. Paramonov Pat. Russian Federation, IPC G 06 F 17/50, G 06 N 7/08. A device for modeling queuing systems. No. 2447496; declared on 24.12.2010; published on 10.04.2012, Byul. No. 10
Petrenko L. P.; applicant and patent holder Petrenko L. P. Pat. Russian Federation, IPC G06F 7/50. Functional structure of the parallel sum of the ternary number system f (+1,0,–1) in its position-sign implementation f (+/–) /– No. 2008116450; declared on 29.04.2008; published on 10.11.2009.
Emelianova I. N., Efremov V. V. Pat. Russian Federation, IPC G06F 7/08. Information sorting system /; applicant and patent holder of the Kursk State Technical University of Higher Professional Education. No. 2004117660; declared on 09.06.2004; published on 10.01.2006.
Kalyaev I. A., Levin I. I., Semernikov E. A. Reconfigurable multiconveyor computational structures. Rostov n / a, Publishing house of the SSC RAS, 2008, 320 p.
Zheltov S. A. Adaptation of the Sherman-Lehman method for solving the factorization problem to the CUDA computing architecture, Vestnik RSUH, 2012, No. 14, pp. 84–91.
Knut D. E. The Art of Programming, Volume 3. Sorting and Searching, 2nd ed .: Per from English. Moscow, Publishing house “Williams”, 2001, 832 p.
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2021 С. С. Шевелев
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
Creative Commons Licensing Notifications in the Copyright Notices
The journal allows the authors to hold the copyright without restrictions and to retain publishing rights without restrictions.
The journal allows readers to read, download, copy, distribute, print, search, or link to the full texts of its articles.
The journal allows to reuse and remixing of its content, in accordance with a Creative Commons license СС BY -SA.
Authors who publish with this journal agree to the following terms:
-
Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License CC BY-SA that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
-
Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
-
Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work.
