• L. V. Larchenko Kharkiv National University of Radio Electronics, Kharkiv, Ukraine, Ukraine
  • A. V. Parkhomenko National University “Zaporizhzhia Polytechnic”, Zaporizhzhia, Ukraine, Ukraine
  • B. D. Larchenko Kharkiv National University of Radio Electronics, Kharkiv, Ukraine, Ukraine
  • V. R. Korniienko Kharkiv National University of Radio Electronics, Kharkiv, Ukraine , Ukraine



functional conversion, bit-stream data, bit-stream computing, mathematical model, finite state machine, FPGA, SoC


Context. Currently, distributed real-time control systems need the creation of devices that perform online computing operations close to the sensor. The proposed online-computers of elementary mathematical functions can be used as components for the functional conversion of signals in the form of pulse streams received from measuring sensors with frequency output.

Objective. The objective of the study is the development of mathematical, architectural and automata models for the design of bit-stream online-computers of elementary mathematical functions in order to create a unified approach to their design, due to which the accuracy of calculating functions can be increased, functional capabilities expanded, hardware costs reduced, and design efficiency increased.

Method. Mathematical models of devices were developed using the method of forming increments of ascending step functions based on inverse functions with minimization of calculation error. Automata models of online-computers based on Moore’s Finite State Machine have been developed, the graph diagrams of which made it possible to ensure the clarity of function implementation algorithms, to increase visibility and invariance of implementation in formal languages of programming and hardware description.

Results. The paper presents the results of research, development and practical approbation of design models of bit-stream onlinecomputers of power functions and root extraction function. A generalized architecture of an online-computer was proposed.

Conclusions. The considered functional online-computers are effective from the point of view of calculation accuracy, simplicity of technical implementation, and universality of the architecture

Author Biographies

L. V. Larchenko, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine

PhD, Associate Professor, Associate Professor of the Design Automation Department

A. V. Parkhomenko, National University “Zaporizhzhia Polytechnic”, Zaporizhzhia, Ukraine

PhD, Associate Professor, Associate Professor of the Department of Software Tools

B. D. Larchenko, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine

PhD, Assistant of the Design Automation Department

V. R. Korniienko, Kharkiv National University of Radio Electronics, Kharkiv, Ukraine

Postgraduate student of the Design Automation Department




Korniienko V., Larchenko L., Parkhomenko A., Larchenko B. Design Models of Bit-Stream Online-Computers of Elementary Mathematical Functions, 12th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS), Sep 2023. Dortmund, Germany, pp. 585–589. DOI : 10.1109/IDAACS58523.2023.10348885.

Al-Makhles D., Patel N., Swain A. Bitstream Control System: Stability and Experimental Application, 2013 International Conference on Applied Electronics, Sep 2013. Pilsen, Czech Republic, pp. 19–24. ISSN: 1803-7232.

Al-Makhles D., Patel N., Swain A. Conventional and Hybrid Bit-Stream in Real-Time System, 11th Workshop on Intelligent Solutions in Embedded Systems (WISES), Sep 2013. Pilsen, Czech Republic, pp. 1–6. ISBN:978-3-00-042899-9.

Li P., Lilja D. J., Qian W., Riedel M. D. Bazargan. K. Logical Computation on Stochastic Bit Streams with Linear Finite-State Machines, IEEE Transactions on Computers, 2014, Volume 63(6), pp. 1474–1486. DOI : 10.1109/TC.2012.231.

Yan M., Nan X., Liru H., Jinghua T., Weimin C. Development on Intelligent Small-Flow Target Flow Meter, 2009 International Forum on Computer Science-Technology and Applications, Dec 2009. Chongqing, China, pp. 315–317. DOI : 10.1109/IFCSTA.2009.317.

Stanley M., Gervais-Ducouret S., Adams J. T. Intelligent Sensor Hub Benefits for Wireless Sensor Networks, 2012 IEEE Sensors Applications Symposium, Feb 2012. Brescia, Italy, pp. 1–6. DOI : 10.1109/SAS.2012.6166299.

Gulin A. I., Safyannikov N. M., Bureneva O. I., Kaydanovich A. Yu. Assurance of Fault-Tolerance in Bit-Stream Computing Converters, 16th IEEE East-West Design & Test Symposium, Sep 2018. Kazan, Russia, pp. 418–421. DOI : 10.1109/EWDTS.2018.8524812.

Ueno K., Asai T., Amemiya Y. Temperature-to-Frequency Converter Consisting of Subthreshold Mosfet Circuits for Smart Temperature-Sensor LSIs, 2009 TRANSDUCERS International Solid-State Sensors, Jun 2009, Actuators and Microsystems Conference. Denver, CO, USA, pp. 2433– 2436. DOI : 10.1109/SENSOR.2009.5285436.

Arbet D., Kováč M., Stopjaková V., Potočný M. Voltage-toFrequency Converter for Ultra-Low-Voltage Applications, 42nd International Convention on Information and Communication Technology, Electronics and Micro-electronics (MIPRO), May 2019. Opatija, Croatia, pp. 53–58. DOI : 10.23919/MIPRO.2019.8756910.

Areekath L., George B., Reverter F. An Auto-Balancing Capacitance-to-Pulse-Width Converter for Capacitive Sensors, IEEE Sensors Journal, 2021, Volume 21(1), pp. 765– 775. DOI : 10.1109/JSEN.2020.3014206.

Safyannikov N., Bureneva O., Bit-Stream Functional Converters for Decentralized Sensor Systems, 9th Mediterranean Conference on Embedded Computing (MECO), Jun 2020. Budva, Montenegro, pp. 1–4. DOI : 10.1109/MECO49872.2020.9134176.

Bureneva O., Kupriyanov M., Safyannikov N. Bit Streaming Processing Algorithms for Intelligent Hardware Converters, Applied Sciences, 2021, Volume 186, pp. 194–201. DOI : 10.1016/j.procs.2021.04.138.

Bureneva O., Mironov S., Safyannikov N. Bit-Stream Approximating Devices Based on Counters with Weight Inputs, 11th Mediterranean Conference on Embedded Computing (MECO), Jun 2022. Budva, Montenegro, pp. 1–4. DOI : 10.1109/MECO55406.2022.9797145.

Bureneva O. I. Stream Tracking Devices for Soft Measurements Implementation, XX IEEE International Conference on Soft Computing and Measurements (SCM), May 2017. St. Petersburg, Russia, pp. 614–616. DOI : 10.1109/SCM.2017.7970666.

Chelebaev S. V., Chelebaeva Y. A. Converters Structures Synthesis of Time-and-Frequency Signals Parameters in the Code of Two Variables on the Radial Basis Network, 5th Mediterranean Conference on Embedded Computing (MECO), Jun 2016. Budva, Montenegro, pp. 339–342. DOI : 10.1109/MECO.2016.7525776.

Aggarwal S, Meher P. K., Khare K. Concept, Design, and Implementation of Reconfigurable CORDIC, IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 2016, Volume 24(4), pp. 1588–1592. DOI : 10.1109/TVLSI.2015.2445855.

Meher P. K., Valls J., Juang T. B., Sridharan K., Maharatna K. 50 Years of CORDIC: Algorithms, Architectures, and Applications, IEEE Transactions on Circuits and Systems I: Regular Papers, 2009, Volume 56(9), pp. 1893–1907. DOI : 10.1109/TCSI.2009.2025803.

Kumar P. A. FPGA Implementation of the Trigonometric Functions Using the CORDIC Algorithm, 5th International Conference on Advanced Computing & Communication Systems (ICACCS), Mar 2019. Coimbatore, India, pp. 894–900. DOI : 10.1109/ICACCS.2019.8728315.

Sapper A. N., Soares L., Costa E., Bampi S. Exploring the Combination of Number of Bits and Number of Iterations for a Power-Efficient Fixed-Point CORDIC Implementation, 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Dec 2017. Batumi, Georgia, pp. 302– 305. DOI : 10.1109/ICECS.2017.8292079.

Xue Y., Ma Z. Design and Implementation of an Efficient Modified CORDIC Algorithm, 4th International Conference on Signal and Image Processing (ICSIP), Jul 2019. Wuxi, China, pp. 480–484. DOI : 10.1109/SIPROCESS.2019.8868732.

Rodriguez-Garcia A., Pizano-Escalante L., Parra-Michel R., Longoria-Gandara O., Cortez J. Fast Fixed-Point Divider Based on Newton-Raphson Method and Piecewise Polynomial Approximation, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), Dec 2013. Cancun, Mexico, pp. 1–6. DOI : 10.1109/ReConFig.2013.6732291.

Dang Pham K., Horta E., Koch D. BITMAN: A Tool and API for FPGA Bitstream Manipulations, 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2017. Lausanne, Switzerland, pp. 894–897. DOI : 10.23919/DATE.2017.7927114.

Shkil A. S., Larchenko L. V., Larchenko B. D. Bit-Stream Power Function Online Computer, 2020 East-West Design & Test Symposium (EWDTS), Sep 2020. Varna, Bulgaria, pp. 1–6. DOI : 10.1109/EWDTS50664.2020. 9224764.




How to Cite

Larchenko, L. V., Parkhomenko, A. V., Larchenko, B. D., & Korniienko, V. R. (2024). DESIGN MODELS OF BIT-STREAM ONLINE-COMPUTERS FOR SENSOR COMPONENTS. Radio Electronics, Computer Science, Control, (1), 62.



Mathematical and computer modelling