THE DESIGN OF THE PIPELINED RISC-V PROCESSOR WITH THE HARDWARE COPROCESSOR OF DIGITAL SIGNAL PROCESSING

Authors

  • Y. Y. Vavruk Lviv Polytechnic National University, Lviv, Ukraine, Ukraine
  • V. V. Makhrov Uzhhorod National University, Uzhhorod, Ukraine, Ukraine
  • H. O. Hedeon Uzhhorod National University, Uzhhorod, Ukraine, Ukraine

DOI:

https://doi.org/10.15588/1607-3274-2024-1-18

Keywords:

RISC-V, processor, digital signal processing, fast Fourier transform, pipelined, coprocessor, FPGA

Abstract

Context. The digital signal processing is applied in many fields of science, technology and human activity. One of the ways of implementing algorithms of digital signal processing is the development of coprocessors as an integral part of well-known architectures.

In the case of developing a pipelined device, the presented approach will allow to use software and hardware tools of the appropriate architecture, provide the faster execution of signal processing algorithms, reduce the number of cycles and memory accesses.

Objective. Objectives are design and characterization study of a pipelined RISC-V processor and coprocessor of digital signal processing which performs fast Fourier transform.

Method. Analyzing technical literature and existing decisions allow to assess advantages and disadvantages of modern developments and on the basis of which to form the relevance of the selected topic. Model designing and simulation results allow to examine a model efficiency, to determine weak components’ parts and to improve model parameters.

Results. The pipelined RISC-V processor has been designed which executes a basic set of instructions. Execution time of assembly program on the single-cycled and the pipelined processors have been analyzed. According to the results, the test program on the pipelined processor is executed in 29 cycles, while on the single-cycle processor it takes 60 cycles. The structure of the coprocessor for the fast Fourier transform algorithm and a set of processor instructions that allow working with the coprocessor have been developed. The number of cycles of the coprocessor based on Radix-2 fast Fourier transform algorithm for 512 points is 2358 cycles, and for 1024 points is 5180 cycles.

Conclusions. Conducted researches and calculations have showed that the application of the developed hardware coprocessor reduces the fast Fourier transform algorithm execution time and the load of the pipelined processor during calculations.

Author Biographies

Y. Y. Vavruk, Lviv Polytechnic National University, Lviv, Ukraine

PhD, Associate Professor, Associate Professor of Electronic computing department

V. V. Makhrov, Uzhhorod National University, Uzhhorod, Ukraine

Student of the Department of Computer Systems and Networks

H. O. Hedeon, Uzhhorod National University, Uzhhorod, Ukraine

Assistant of the Department of Computer Systems and Networks

References

Patterson D. A., Hennessy J. L. Computer Organization and Design. The Hardware/Software Interface: RISC-V Edition. California, Morgan Kaufmann Publishers, 2018, 1665 p.

The NEORV32 RISC-V Processor. Access mode: https://github.com/stnolting/neorv32

The Potato Project. Access mode: https://github.com/skordal/potato

Keeth B., Baker R. J., Johnson B., Lin F. DRAM Circuit Design : Fundamental and High-Speed Topics. Hoboken, John Wiley & Sons, 2007, 440 p.

Memory Performance in a Nutshell. Access mode: https://www.intel.com/content/www/us/en/developer/articles/tec hnical/memory-performance-in-a-nutshell.html

Lorenser T. The DSP capabilities of ARM Cortex-M4 and Cortex-M7 Processors. Access mode: https://community.arm.com/cfs-file/__key/communityserverblogs-components-weblogfiles/00-00-00-21-42/7563.ARMwhite-paper-_2D00_-DSP-capabilities-of-Cortex_2D00_M4and-Cortex_2D00_M7.pdf

Digital signal processing for STM32 microcontrollers using CMSIS, STMicroelectronics, 2018, AN4841 Rev 2, 25 p.

Sapiecha K., Jarocki R. Modular architecture for high performance implementation of FFT algorithm, ACM SIGARCH Computer Architecture New, 1986, Vol. 14(2), pp. 261–270. DOI: 10.1145/17356.17387

Gonzalez-Concejero C., Rodellar V., Alvarez-Marquina A., Icaya E. M. de, Gomez-Vilda P. A portable hardware design of a FFT algorithm, Latin American applied research, 2007, Vol. 37(1), pp. 79–82.

Slade G. The Fast Fourier Transform in Hardware: A Tutorial Based on an FPGA Implementation. Access mode: https://web.mit.edu/6.111/www/f2017/handouts/FFTtutorial121 102.pdf

Radix-2 FFT – VHDL Implementation. Access mode: https://github.com/bugratufan/radix2-fft-vhdl

TMS320C55x Technical Overview. Access mode: https://www.ti.com/lit/ug/spru393/spru393.pdf?ts=1693041737 254

McKeown M. FFT Implementation on the TMS320VC5505, TMS320C5505, and TMS320C5515 DSPs. Access mode: https://www.ti.com/lit/an/sprabb6b/sprabb6b.pdf?ts=169502501 7385

Lyons R. G. Understanding Digital Signal Processing, Third Edition. Boston, Pearson Education, 2011, 858 p.

Ifeachor E. C., Jervis B. W. Digital Signal Processing: A Practical Approach, Second Edition. Boston, Addison Wesley, 1993, 779 p.

Spartan-6 Family Overview. Access mode: https://docs.xilinx.com/v/u/en-US/ds160

Spartan-6 FPGA Data Sheet: DC and Switching Characteristics. Access mode: https://docs.xilinx.com/v/u/en-US/ds162

Vijayakanthan K., Hemachandran K., Anand M., Hemachandran K. High Throughput and Mixed Radix N-Point Parallel Pipelined FFT VLSI Architectures for Advanced Wireless Communication, International Journal of Grid and Distributed Computing, 2020, Vol. 13(1), pp. 400–411.

Downloads

Published

2024-04-02

How to Cite

Vavruk, Y. Y., Makhrov, V. V., & Hedeon, H. O. (2024). THE DESIGN OF THE PIPELINED RISC-V PROCESSOR WITH THE HARDWARE COPROCESSOR OF DIGITAL SIGNAL PROCESSING. Radio Electronics, Computer Science, Control, (1), 197. https://doi.org/10.15588/1607-3274-2024-1-18

Issue

No. 1 (2024): Radio Electronics, Computer Science, Control

Section

Progressive information technologies

License

Copyright (c) 2024 Y. Y. Vavruk, V. V. Makhrov, H. O. Hedeon

Creative Commons License

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Creative Commons Licensing Notifications in the Copyright Notices

The journal allows the authors to hold the copyright without restrictions and to retain publishing rights without restrictions.

The journal allows readers to read, download, copy, distribute, print, search, or link to the full texts of its articles.

The journal allows to reuse and remixing of its content, in accordance with a Creative Commons license СС BY -SA.

Authors who publish with this journal agree to the following terms:

  • Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License CC BY-SA that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.

  • Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.

  • Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work.