[1]
Barkalov, A.A., Titarenko, L.A. and Babakov, R.M. 2024. SYNTHESIS OF VHDL-MODEL OF A FINITE STATE MACHINE WITH DATAPATH OF TRANSITIONS . Radio Electronics, Computer Science, Control. 4 (Jan. 2024), 135. DOI:https://doi.org/10.15588/1607-3274-2023-4-13.