Mіroshnyk M. A., A. S. Shkil, E. N. Kulak, D. Y. Rakhlis, Mіroshnyk A. M., and N. V. Malahov, “DESIGN TIMED FSM WITH VHDL MOORE PATTERN”, RIC, no. 2, pp. 137–148, Sep. 2020.