Y. Y. Vavruk, V. V. Makhrov, and H. O. Hedeon, “THE DESIGN OF THE PIPELINED RISC-V PROCESSOR WITH THE HARDWARE COPROCESSOR OF DIGITAL SIGNAL PROCESSING”, RIC, no. 1, p. 197, Apr. 2024.